2<Jx G>F >F >F ??TopBottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu56 tGND_GNDA65 bGND_GNDA[[Nets\\Busses]]Pins^^Symbols__Names``ValuesaaInfobbGuide5 \& kD  g\ DIL04*d,k 1*1,k 2*1Ԕ3*dԔ4"8crȜr"Ȝ8c"8cr8c"ȜrȜ'"ȜȜP"Ȝ'ȜP|1(>VALUE1җ(>NAMErcl 0נ &3 *91*p21;(>NAME12(>VALUE"03p "039@a "0",y"0FZ z"0rZ|F {"0r,|"x"0F""0,Ȝ,"0'Ȝ,"0ZȜZ"0PȜZ"0B^'8c,"0B^''"0B^P8cZ"0B^PP"0r,8c,"0rZ8cZ"0|F|"&| &>b o  cuuv TO18*dd1*1d2*1131|(>NAME1|(>VALUE13d(113d(213(3%rr{"03I$VVI$"03I$V "06f(6f{"0J$V"03 "06f(({"0I$ "06f{"0VVI$ supply1relay M蘩 CQ1*X!PLNO*X!NAME1Xd>VALUE wirepad 66h Ho* *111d;(>NAME%3''"111"111"d1<1"d1d"ddd<"ddVALUE"l"ll5 "l5 5 "5 .  p /OK1SFH615. $ /R110k. $Ԕ/R210k.  /T12N2222. eԔ/R310k. v  /K1CQ1-12V. /PAD1.0/PAD2./PAD3'N$1>>" ! 'N$2>>"Ԕ!ԔN$3>>"ԔԔ>"ԔH$>Q+12V>"hCH\Kh, N$4>>"!m$"!!"!& 1N$6>"Ԕ+Ԕ>"+Ԕ0N$7>> " K, N$5>>"x #"# "x & 0PoptocouplerDual In Line Package0207/10RESISTOR

type 0207, grid 10 mmtransistorTO 18AUTOMOTIVE QUIET RELAY NAiS

Source: http://www.mew-europe.com/.. en_ds_61208_0000.pdf2,54/1,0THROUGH-HOLE PADQ`. defaultEAGLE Design Rules

Die Standard-Design-Rules sind so gewählt, dass sie für die meisten Anwendungen passen. Sollte ihre Platine besondere Anforderungen haben, treffen Sie die erforderlichen Einstellungen hier und speichern die Design Rules unter einem neuen Namen ab.EAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4' <????????   ??8c 2 dd^^^^^^^^^^^^^^^^:lZ% <default!Ceͫm% 5!Ceͫl % 5!Ceͫq% 5!Ceͫ% 5!Ceͫ?% 5!Ceͫ0|\% 5!CeͫqR% 5!CeͫR# L| @ 1 '' dd$# X @ 1 '' dd5&# hB @ 1c  'dd # (w @ 1c 'ddq7# ~| @ 1c 'dd0# @ 1c 'dd| B